retention flop & low power design

http://www.globalspec.com/reference/68027/203279/chapter-13-retention-register-design

http://vlsi-soc.blogspot.com/2013/03/state-retention-power-gating.html

http://www.soccentral.com/results.asp?EntryID=27642

http://blogs.synopsys.com/magicbluesmoke/2007/04/15/special-cells-required-for-multi-voltage-design/

Advertisements

Leave a Reply

Fill in your details below or click an icon to log in:

WordPress.com Logo

You are commenting using your WordPress.com account. Log Out / Change )

Twitter picture

You are commenting using your Twitter account. Log Out / Change )

Facebook photo

You are commenting using your Facebook account. Log Out / Change )

Google+ photo

You are commenting using your Google+ account. Log Out / Change )

Connecting to %s